

DESCRIPTION

SEMICONDUCTOR MEMORY CARD

Technical Field

5 The present invention relates to a semiconductor memory card that carries a memory having destructive readout characteristics.

Background Art

10 As integrated circuit (IC) technology and the like have been developed, a semiconductor memory card that carries a Central Processing Unit (CPU) and memories, so-called an IC card, has been utilized and attracted attention. The memories in the IC card are, for example, a Read Only Memory (ROM), a Random Access Memory
15 (RAM), and the like.

 In some memories in the IC card, when data stored in memory cells is read out, the stored data destroys itself. As such memories, for example, a Ferroelectric Random Access Memory (FeRAM) that stores data in a polarized state of a ferroelectric
20 substance, a Dynamic Random Access Memory (DRAM), and the like have been known.

 The FeRAM and the DRAM are characterized in that a time period from data writing start to data writing completion is short, in other words, it is possible to write data at a high speed, that their
25 high integration enables a chip of the same dimension to be mounted with a larger capacity memory, that power consumption is low, and the like.

 The FeRAM and the DRAM generally rewrite, immediately after data has been read out, the data into the memory in order to
30 hold the same data. It can be said that this does not prevent the data from being destroyed, but restore the data by writing the same data immediately after the data has been destroyed.

Meanwhile, in recent years, in service business and the like, the IC card has been used for a variety of applications. When the IC card is used, there is a case that the user has only once read out data stored in the memory, and then wishes to delete the data. An
5 example of such case is that, when the IC card communicates with a reader/writer and a host computer using encryption, the user, after using an encryption key only once, wishes to delete the encryption key for security. Another example is that the user wishes to delete a test parameter written during manufacturing the IC card.

10 However, the conventional IC card does not have a function to automatically delete the stored data. Therefore, it would be desirable to provide an IC card having a function to automatically delete data after reading out only once the data stored in a memory.

In order to achieve the above object, an IC card including a
15 feedback selection unit is proposed. A readout signal including data which is read out from a readout destructive storage unit is inputted as a feedback signal into the feedback selection unit, and then, depending on a selection signal outputted from a control circuit, the feedback selection unit outputs or does not alternatively
20 into the readout destructive storage unit, the feedback signal as a write signal including the data.

Disclosure of Invention

For the above IC card, it is necessary to instruct, from the
25 outside, the control circuit whether or not to perform the readout destruction. However, conventionally any practical implementation means of such a control circuit have not been suggested. Most of the IC card applications have been security-related ones. In some of the practical implementation means of control circuits, there is a
30 risk that security could be attacked. If a tamper means manipulate the control circuits, it is conceivable that the data which needs to remain stored would be deleted, so that a tamper-resistant control

circuit is required.

There is a case that, when data stored in the readout destructive storage unit of the IC card is read out, the user wishes to select processing for the data. An example of such case is that the user wishes to select processing for holding the data that has been read out, or processing for deleting such data.

The present invention has been conceived the above problem, and an object of the invention is to provide a semiconductor memory card with which it is possible for the user, when data stored in a readout destructive storage unit is read out, to select processing for the data.

In order to achieve the above object, a semiconductor memory card of the present invention is provided to include: a first storage unit operable to store data, the first storage unit having characteristics by which the data becomes uncertain in the first storage unit the after the data is read out; a second storage unit operable to store processing mode specification information that specifies a mode of writing into each address of the first storage unit after the stored data is read out; a reading unit operable to read out the data stored in a designated address of the first storage unit; a processing mode determination unit operable to determine a mode of writing into the designated address, comparing the designated address with the processing mode specification information, when the stored data is read out by the reading unit; and a writing unit operable alternatively to write or not to write certain data into the designated address according to the mode determined by the processing mode determination unit after the data stored in the designated address is read out.

The mode of writing is determined for each designated address, so that when the data stored in the first storage unit is read out, the user can select the processing for the data.

The writing unit may be operable to write the certain data that

is a specific value into the designated address. Accordingly, it is possible to completely erase a trace of the data that has been read out.

The semiconductor memory card of the present invention may further includes a random number generation unit operable to generate a random number, wherein the writing unit is operable to write the certain data that is the random number generated by the random number generation unit into the designated address. Accordingly, it becomes difficult to guess the trace of the data that has been read out.

The writing unit may be operable to write the certain data that is read out by the reading unit into the designated address. Accordingly, the data that has been read out is held.

The designated address may be different from an address to be processed by the reading unit and the writing unit.

The specific part of the designated address may be used for determining the mode of writing.

The present invention can provide a semiconductor memory card with which it is possible for the user, when data stored in a readout destructive storage unit is read out, to select processing for the data.

According to the semiconductor memory card of the present invention, by designating the address, the user can change the mode of processing when data is read out. Accordingly, it is possible to prevent the data from being destroyed by an insecure access to the readout destructive storage unit. This means that security strength of the data stored in the semiconductor memory card of the present invention is strong.

Furthermore, the present invention can be implemented as a method including steps using characteristic elements of the semiconductor memory card of the present invention, as a program causing a computer to execute the steps, as a storage medium, such

as a CD-ROM, storing the program, and as an integrated circuit. The program is able to be distributed via a transmission medium such as a communication network.

5 **Further Information about Technical Background to this Application**

 The disclosure of Japanese Patent Application No. 2004-155188 filed on May, 25, 2004 including specification, drawings and claims is incorporated herein by reference in its
10 entirety.

Brief Description of Drawings

 These and other objects, advantages and features of the invention will become apparent from the following description
15 thereof taken in conjunction with the accompanying drawings that illustrate a specific embodiment of the invention. In the Drawings:

 FIG. 1 is an overview diagram showing an use environment of an IC card;

 FIG. 2 is a diagram showing a hardware configuration of the
20 IC card;

 FIG. 3 is a diagram showing a software configuration of a part of the IC card according to a first embodiment;

 FIG. 4 is a flowchart showing steps in processing when data is read out;

25 FIG. 5 is a flowchart showing steps in write processing for each readout address;

 FIG. 6 is a diagram showing a table that specifies a mode of writing into each address where data that is read out has been previously stored, according to the first embodiment;

30 FIG. 7 is a diagram showing each area in FeRAM according to the first embodiment;

 FIG. 8 is a diagram showing a software configuration of a part

of an IC card according to a second embodiment;

FIG. 9 is a diagram showing a table that specifies a mode of writing into each address where data that is read out has previously been stored, according to the second embodiment;

5 FIG. 10 is a diagram showing each area in FeRAM according to the second embodiment;

FIG. 11 is a diagram showing that some functions in the IC card according to the first embodiment are implemented into a LSI; and

10 FIG. 12 is a diagram showing that some functions in the IC card according to the second embodiment are implemented into a LSI.

Best Mode for Carrying Out the Invention

15 The following describes best modes for carrying out the present invention with reference to the drawings.

(First Embodiment)

First of all, an example of usages of a semiconductor memory card, more specifically an IC card, according to the first embodiment is described. The IC card is used by a user with a portable device, such as a portable telephone, and a reader/writer which serve as interfaces to a host computer. FIG. 1 is an overview diagram showing a use environment of IC card 1300.

20 The operating environment in FIG. 1 includes: host computer 1000; communication network 1100; portable device 1210; reader/writer 1220; and IC card 1300.

Host computer 1000, using reader/writer 1220 or portable device 1210 as an interface, provides via communication network 1100 a variety of services to IC card 1300. The services are, for example, Electric Commerce (EC) services and the like.

30 Reader/writer 1220 is, for example, a cash dispenser of credit card companies or financial institutions, or a device installed in cash

registers in shops. Reader/writer 1220 supplies IC card 1300 with electric power, and communicates with IC card 1300 wirelessly. Reader/writer 1220 is connected to communication network 1100. Via reader/writer 1220 and IC card 1300, the user can receive the services provided by host computer 1000.

Portable device 1210 is a device which is connected with IC card 1300 or in which IC card 1300 is inserted, and relays communication between IC card 1300 and host computer 1000. On portable device 1210, a user interface program such as browser software is mounted, and using the program, the user can receive the services provided by host computer 1000.

Next, a hardware configuration of IC card 1300 according to the first embodiment is described.

FIG. 2 is a diagram showing the hardware configuration of IC card 1300. IC card 1300 is one example of the semiconductor memory card according to the present invention. As shown in FIG. 2, IC card 1300 includes: CPU 120; I/F 122; RAM 123; ROM 124; FeRAM 125; EEPROM 126; and bus 121. CPU 120, I/F 122, RAM 123, ROM 124, FeRAM 125 and EEPROM 126 are connected to bus 121. IC card 1300 has the configuration shown in FIG. 2, and can be produced industrially.

EEPROM 126 is a non-volatile memory where data is read out and written in units of predetermined memory blocks. On the other hand, FeRAM 125 is a non-volatile memory where data is read out and written in units of bytes. A reading/writing speed in FeRAM 125 is high, compared with that in EEPROM 126. However, a price of FeRAM 125 is generally high, as compared to that of EEPROM 126 having the same storage capacity. Furthermore, FeRAM 125 has characteristics by which data becomes uncertain after being read out. Therefore, to hold the data in FeRAM 125, it is necessary to write the same data after the data has been read out. The first embodiment is characterized in processing when the data in FeRAM

125 is read out. FeRAM 125 and EEPROM may coexist. Both memories overcome the shortcomings of each other, and can be implemented together on a single IC card 1300.

ROM 124 is a read-only memory that stores programs for
5 operating IC card 1300. The programs are, for example, an Operating System (OS), a JAVA™ virtual machine, an application program, and the like.

CPU 120 executes the variety of programs stored in ROM 124.

FIG. 3 is a diagram in which a part including ROM 124, CPU
10 120, and FeRAM 125 in IC card 1300 of FIG. 2 is converted into a software configuration.

Reading unit 301 reads out the data stored in FeRAM 125 having a capacity of 64 Kbytes, after a predetermined address is designated. The address is designated by address decoder 300.
15 The data that has been read out is destroyed by the characteristics of FeRAM. It is impossible to predict, before data has been read out, changes in the data caused by the destruction. Therefore, to hold the data, writing unit 302 needs to rewrite the data that is read out, into the address where the data has been previously stored.

20 Here, in the first embodiment, when the data is read out, processing mode determination unit 303 compares a processing mode specification table that is stored in processing information storage unit 305 and the address where the readout data is stored, and determines, depending on the address, a mode of writing into
25 the address. The processing mode specification table is a table that specifies a mode of writing into the address where the data that is read out has been previously stored.

That is, processing mode determination unit 303, depending on the address, determines one of processing for writing to be
30 performed in the address where the data is read out has been previously stored, from the following processing (1) to (4): (1) for not writing any data; (2) for writing data that is the same as the data

that is read out; (3) for writing specific data; or (4) for writing data based on a random number. The specific data is data that is assigned to all of the address with a specific value of "0" or "1". The random number is generated by random number generation unit
5 304.

The above processing performed when the data in FeRAM 125 is read out is described with reference to a flowchart of FIG. 4.

Firstly, reading unit 301 gives address decoder 300 a readout address in order to read out data (S401). Address decoder 300
10 decodes the given address, and reading unit 301 reads out data that is stored in the decoded address in FeRAM 125 (S402). At this step, the data in FeRAM 125 that has been read out is destroyed.

When reading unit 301 reads out the data in FeRAM 125, processing mode determination unit 303 obtains a processing mode specification table stored in processing information storage unit 305
15 and the address where readout data is stored, compares them, and determines a mode of writing into the address. The determination of the mode of writing will be described in detail further below. By the mode determined by processing mode determination unit 303,
20 writing unit 302 writes certain data into the address where the readout data has been previously stored, or does not alternatively (S403).

Next, referring to a flowchart of FIG. 5, a description is given in detail for how the processing for writing data is performed in the
25 address where the data that is read out has been previously stored.

Processing mode determination unit 303 receives the address where the readout data is stored, then compares the address with processing mode specification table 600 stored in processing information storage unit 305, and determines a mode of writing
30 depending on the address (S501). Referring to FIG. 6, processing mode specification table 600 is a table that specifies a mode of writing into the address where the data is read out has been

previously stored.

Referring to a memory map 630 of FIG. 7, areas in FeRAM 125 are separated as: non-destructive readout area 621; self-destructive area 622; specific value write area 623; and random
5 number write area 624.

(1) Non-destructive readout area 621 is an area where addresses range from "0x0000" to "0x3FFF". (2) Self-destructive area 622 is an area where addresses range from "0x4000" to "0x7FFF". (3) Specific value write area 623 is an area where
10 addresses range from "0x8000" to "0xCFFF". (4) Random number write area 624 is an area where addresses range from "0xD000" to "0xFFFF". The above setting for the address areas is one example, and it is possible to set other address areas.

The following describes respective processing for writing in cases that an address of the data to be read out (a readout address)
15 belongs to the above four address areas.

(1) When the readout address belongs to non-destructive readout area 621 (S502), the following processing is performed.

Writing unit 302 obtains the readout address and the data
20 that is read out, and writes data that is the same as the data that has been read out into the readout address in FeRAM 125 (S503). That is, when the readout address belongs to non-destructive readout area 621, the readout processing is performed as non-destructive readout, and the data in the readout source is stored.

25 (2) When the readout address belongs to self-destructive area 622 (S504), the following processing is performed.

Writing unit 302 obtains the readout address and the data that is read out. However, writing unit 302 does not perform processing for writing into the readout address in FeRAM 125. That
30 is, when the readout address belongs to self-destructive area 622, readout processing is performed as destructive readout, so that the data in the readout source is not stored and becomes an

unpredictable value.

(3) When the readout address belongs to specific value write area 623 (S505), the following processing is performed.

Writing unit 302 obtains the readout address and the data
5 that is read out. However, writing unit 302 does not write the data that has been read out into the readout address in FeRAM 125, but writes a specific value that is "1" or "0" (S506).

That is, when the readout address belongs to specific value write area 623, readout processing is performed as destructive
10 readout, and the specific value is written into the readout address.

(4) When the readout address belongs to random number write area 624 (S507), the following processing is performed.

Writing unit 302 obtains the readout address and the data that is read out. However, writing unit 302 does not write the data
15 that has been read out into the readout address in FeRAM 125. Random number generation unit 304 generates a random number (S508). Writing unit 302 writes a value based on the random number generated by random number generation unit 304 into the readout address in FeRAM 125 (S509).

20 That is, when the readout address belongs to random number write area 624, data readout is performed as destructive readout.

The following describes differences in the write processing between when the readout address belongs to random number write area 624 and when the readout address belongs to self-destructive
25 area 622.

When the readout address belongs to random number write area 624, the data based on the random number generated by random number generation unit 304 is written into the address. Therefore, compared with a case using the readout destruction
30 characteristics (self-destruction) specific to FeRAM 125, it becomes more difficult to predict data to be stored in the readout address. In the case using the readout destruction characteristics specific to

FeRAM 125, it is impossible to predict data after being destroyed, but there is a possibility that deviation of value distribution in the memory would be caused by electrical characteristics. On the other hand, when the value generated by the random number is written, it is possible to reduce the deviation of the value in the memory.

(Second Embodiment)

FIG. 8 is a diagram in which a part including ROM 124, CPU 120, and FeRAM 125 in IC card 1300 of FIG. 2 is converted into a software configuration.

The following describes the configuration that is different from the configuration according to the first embodiment.

FeRAM 825 is mounted with only a memory having a capacity of 16 Kbytes. Address decoder 800 decodes a part of the 16-bit address except its higher 2 bits. In other words, in the second embodiment, processing is not performed for a real memory corresponding to addresses including the above higher 2 bits. The above higher 2 bits, which are "A15" and "A14", are used for determining the mode of writing.

Processing mode determination unit 802 obtains the above higher 2 bits, which are values of "A15" and "A14", and referring to processing mode specification table 900 shown in FIG. 9, determines the mode of writing depending on a combination of the obtained values. Processing mode determination unit 802 notifies writing unit 801 of the determined mode. Processing mode specification table 900 is stored in processing information storage unit 805.

The following describes processing for writing that is varied depending on the combination of the higher 2 bits of the readout address which are a value of "A15" and a value of "A14".

(1) When the value of "A14" is "0" and the value of "A15" is "0", as shown in FIG. 9, a mode of reading out is performed as non-destructive readout (921). That is, the mode of reading out is

performed as non-destructive readout for an area where addresses range from "0x0000" to "0x3FFF". In this case, processing for writing that is the same as the processing at above S502 and S503 is performed. The above steps have already been described in the first embodiment. Note that the above readout processing is performed as readout processing for a virtual address. That is, the higher 2 bits are not decoded in order to specify the address to be processed. As shown in a hatched part in FIG. 10, a range of the addresses to be processed is where real addresses range from "0x0000" to "0x3FFF".

(2) When the value of "A14" is "1" and the value of "A15" is "0", as shown in FIG. 9, a mode of reading out is performed as destructive readout (922). That is, the mode of reading out is performed as destructive readout for an area where addresses range from "0x4000" to "0x7FFF". In this case, processing for writing that is the same as the processing at above S504 is performed. The above step has already been described in the first embodiment. Note that the above readout processing is performed as readout processing for a virtual address. That is, the higher 2 bits are not decoded in order to specify the address to be processed. As shown in the hatched part in FIG. 10, a range of the addresses to be processed is where real addresses range from "0x0000" to "0x3FFF".

(3) When the value of "A14" is "0" and the value of "A15" is "1", as shown in FIG. 9, a mode of reading out is performed as destructive readout, and a specific value is written (923). That is, the mode of reading out is performed as destructive readout, and a specific value is written into an area where addresses range from "0x8000" to "0xCFFF". In this case, processing for writing that is the same as the processing at above S505 and S506 is performed. The above steps have already been described in the first embodiment. Note that the above readout processing is performed as readout processing for a virtual address. That is, the higher 2

bits are not decoded in order to specify the address to be processed. As shown in the hatched part in FIG. 10, a range of the addresses to be processed is where real addresses range from "0x0000" to "0x3FFF".

5 (4) When the value of "A14" is "1" and the value of "A15" is "1", as shown in FIG. 9, a mode of reading out is performed as destructive readout, and a random number is written (924). That is, the mode of reading out is performed as destructive readout, and a random number is written into an area where addresses range from
10 "0xD000" to "0xFFFF". In this case, processing for writing that is the same as the processing at above S507 to S509 is performed. The above steps have already been described in the first embodiment. Note that the above readout processing is performed as readout processing for a virtual address. That is, the higher 2
15 bits are not decoded in order to specify the address to be processed. As shown in the hatched part in FIG. 10, a range of the addresses to be processed is where real addresses range from "0x0000" to "0x3FFF".

As described above, by designating the address of FeRAM 125,
20 the user can change the mode of writing into the address where the data that is read out has previously been stored. Accordingly, it is possible to prevent the data from being destroyed by an insecure access to the destructive memory.

Further, the writing unit writes a specific value into a
25 predetermined address after data has been read out. Accordingly, a trace of the data that has been read out can be completely erased.

Furthermore, the writing unit writes a value based on a random number into a predetermined address after data has been read out. Accordingly, it becomes difficult to guess the trace of the
30 data that has been read out.

Note that the writing unit can complete the processing for writing faster in writing the specific value than in writing the value

based on the random number.

(First Supplement to Embodiments)

The first and second embodiments have been described as above. Note that respective functions of reading unit 301, writing
5 unit 302, processing mode determination unit 303, and random number generation unit 304 which are included in IC card 1300, are implemented when CPU executes a computer program. The program may be stored in ROM inside IC card 1300, or may be downloaded from the outside and then stored in the non-volatile
10 memories in IC card 1300.

(Second Supplement to Embodiments)

Reading unit 301, writing unit 302, processing mode determination unit 303, and random number generation unit 304 may be implemented as a LSI that is an integrated circuit in
15 combination with hardware resources such as CPU, RAM, ROM, and non-volatile memories. Reading unit 301, writing unit 302, processing mode determination unit 303, and random number generation unit 304 may be integrated separately, or a part or all of them may be integrated into a single chip.

20 FIG. 11 shows one example of circuit integration of IC card 1300 according to the first embodiment. FIG. 12 shows one example of circuit integration of IC card 1300 according to the second embodiment. LSIs 1001 and 1002 are examples of the circuit integration. Each range enclosed with a dotted line in FIGS.
25 11 and 12 represents the example in which functional blocks are implemented into an integrated circuit. The integrated circuit can be called an IC, a system LSI, a super LSI or an ultra LSI depending on their degrees of integration.

The integrated circuit is not limited to the LSI, and it may be
30 implemented as a dedicated circuit or a general-purpose processor. It is also possible to use a Field Programmable Gate Array (FPGA) that can be programmed after manufacturing the LSI, or a

reconfigurable processor in which connection and setting of circuit cells inside the LSI can be reconfigured.

Furthermore, if due to the progress of semiconductor technologies or their derivations, new technologies for integrated circuits appear to be replaced with the LSIs, it is, of course, possible to use such technologies to implement the enclosed functional blocks as an integrated circuit. For example, biotechnology, organic chemical technology, and the like can be applied to the above implementation.

10

Industrial Applicability

The present invention is useful as an IC card or the like that carries a memory having destructive readout characteristics. The present invention can be applied to use of a RF tag or the like.